

Claims:

1 1. A computer system having a multipath cross bar bus, comprising:
2 one or more processors;
3 one or more resources capable of being shared by the one or more processors; and
4 a resource controller and bus that is connected to each resource and to each processor
5 wherein the resource controller is capable of permitting each processor to simultaneously access
6 a different resource from the one or more resources.

1 2. The system of Claim 1, wherein the resources further comprise one or more
2 memory resources and wherein the resource controller further comprises a memory controller
3 that is capable of permitting a first processor to access a first memory resource and a second
4 processor to access a second memory resource at the same time.

5 3. The system of Claim 2, wherein the memory controller further comprises one or
6 more switches that are capable of selecting a particular memory resource to connect to a
1 particular processor and a resource arbitration controller that controls the one or more switches in
2 order to dynamically connect each processor independently to each memory resource.

3 4. The system of Claim 3, wherein the one or more switches comprise one or more
4 multiplexers.

5 5. The system of Claim 4, wherein the resources further comprise one or more
6 peripheral resources and wherein the resource controller further comprises a peripheral controller
1 that is capable of permitting a first processor to access a first peripheral resource and a second
2 processor to access a second peripheral resource at the same time.

3 6. The system of Claim 5, wherein the peripheral controller further comprises one or
4 more switches that are capable of selecting a particular peripheral resource to connect to a
5 particular processor and a resource arbitration controller that controls the one or more switches in
6 order to dynamically connect each processor independently to each peripheral resource.

1 7. The system of Claim 6, wherein the one or more switches comprise one or more
2 multiplexers.

1 8. The system of Claim 1, wherein the resources further comprise one or more
2 peripheral resources and wherein the resource controller further comprises a peripheral controller
3 that is capable of permitting a first processor to access a first peripheral resource and a second
4 processor to access a second peripheral resource at the same time.

*same claim
as claim
5*

1 9. The system of Claim 8, wherein the peripheral controller further comprises one or
2 more switches that are capable of selecting a particular peripheral resource to connect to a
3 particular processor and a resource arbitration controller that controls the one or more switches in
4 order to dynamically connect each processor independently to each peripheral resource.

*same
as claim
6*

1 10. The system of Claim 9, wherein the one or more switches comprise one or more
2 multiplexers.

*as claim
7*

1 11. An apparatus for controlling the access to one or more computing resources by
2 one or more processor; the apparatus comprising a resource controller and bus that is connected
3 to each resource and to each processor wherein the resource controller is capable of permitting
4 each processor to simultaneously access a different resource from the one or more resources.

1 12. The apparatus of Claim 11, wherein the resources further comprise one or more
2 memory resources and wherein the resource controller further comprises a memory controller
3 that is capable of permitting a first processor to access a first memory resource and a second
4 processor to access a second memory resource at the same time.

1 13. The apparatus of Claim 12, wherein the memory controller further comprises one
2 or more switches that are capable of selecting a particular memory resource to connect to a
3 particular processor and a resource arbitration controller that controls the one or more switches in
4 order to dynamically connect each processor independently to each memory resource.

1 14. The apparatus of Claim 13, wherein the one or more switches comprise one or
2 more multiplexers.

15. The apparatus of Claim 14, wherein the resources further comprise one or more peripheral resources and wherein the resource controller further comprises a peripheral controller that is capable of permitting a first processor to access a first peripheral resource and a second processor to access a second peripheral resource at the same time.

16. The apparatus of Claim 15, wherein the peripheral controller further comprises one or more switches that are capable of selecting a particular peripheral resource to connect to a particular processor and a resource arbitration controller that controls the one or more switches in order to dynamically connect each processor independently to each peripheral resource.

17. The apparatus of Claim 16, wherein the one or more switches comprise one or more multiplexers.

18. The apparatus of Claim 11, wherein the resources further comprise one or more peripheral resources and wherein the resource controller further comprises a peripheral controller that is capable of permitting a first processor to access a first peripheral resource and a second processor to access a second peripheral resource at the same time.

19. The apparatus of Claim 18, wherein the peripheral controller further comprises one or more switches that are capable of selecting a particular peripheral resource to connect to a particular processor and a resource arbitration controller that controls the one or more switches in order to dynamically connect each processor independently to each peripheral resource.

20. The apparatus of Claim 19, wherein the one or more switches comprise one or more multiplexers.

21. An apparatus for controlling the access to one or more memory resources by one or more processors, the controller comprising a memory resource controller and bus that is connected to each memory resource and to each processor so wherein the memory resource controller is capable of permitting each processor to simultaneously access a different resource from the one or more memory resources.

22. The controller of Claim 21, wherein the memory controller further comprises one or more switches that are capable of selecting a particular memory resource to connect to a

same as claim 15
or claim 16
or claim 17

3 particular processor and a resource arbitration controller that controls the one or more switches in
4 order to dynamically connect each processor independently to each memory resource.

1 23. The controller of Claim 22, wherein the one or more switches comprise one or
2 more multiplexers.

1 24. An apparatus for controlling access by one or more processors to one or more
2 peripheral resources, the apparatus comprising a peripheral resource controller and bus that is
3 connected to each peripheral resource and to each processor so wherein the resource controller is
4 capable of permitting each processor to simultaneously access a different peripheral resource
5 from the one or more peripheral resources.

1 25. The controller of Claim 24, wherein the peripheral controller further comprises
2 one or more switches that are capable of selecting a particular peripheral resource to connect to a
3 particular processor and a resource arbitration controller that controls the one or more switches in
4 order to dynamically connect each processor independently to each peripheral resource.

1 26. The controller of Claim 25, wherein the one or more switches comprise one or
2 more multiplexers.

1 27. A computer system, comprising:

2 a first processor capable of executing a set of instructions;

3 a second processor capable of executing a set of instructions;

4 a multipath memory controller having a first bus that is capable of connecting the first
5 processor to a set of memory resources and a second bus that is capable of connecting the second
6 processor to the same set of memory resources wherein the first and second processors are
7 capable of simultaneously accessing different memory resources; and

8 a multipath peripheral controller having a first bus that is capable of connecting the first
9 processor to a set of peripheral resources and a second bus that is capable of connecting the
10 second processor to the same set of peripheral resources wherein the first and second processors
11 are capable of simultaneously accessing different peripheral resources.